A Strategy for Low Power FSM-Design by Reducing Switching Activity
نویسندگان
چکیده
Power dissipation is growing to be one of the most crucial parameter in the design of VLSI systems. Focusing the low power design of synchronous finite state machines (FSM) our paper presents a novel approach to reduce switching events by a profiling-based strategy. The idea of this strategy is to combine the deactivation of special self-loops with an appropriate state assignment. Analyzing the given sequence of input pattern and being sensitive to the FSM structure, our approach is capable to utilize environment conditions in a application-oriented manner.
منابع مشابه
Low Power March Memory Test Algorithm for Static Random Access Memories (TECHNICAL NOTE)
Memories are most important building blocks in many digital systems. As the Integrated Circuits requirements are growing, the test circuitry must grow as well. There is a need for more efficient test techniques with low power and high speed. Many Memory Built in Self-Test techniques have been proposed to test memories. Compared with combinational and sequential circuits memory testing utilizes ...
متن کاملProfiling-based State Assignment for Low Power Dissipation
In this paper we address the problem of state assignment for Finite State Machines (FSMs). We target the reduction of power dissipation in FSM circuits by minimizing the switching activity in the state register. We introduce a novel state assignment method that utilizes dynamic loop information extracted from FSM profiling data. We propose three different loop-based state assignment algorithms:...
متن کاملImplicit FSM decomposition applied to low-power design
Clock-gating techniques are very effective in the reduction of the switching activity in sequential logic circuits. In this paper, we describe a clock-gating technique based on finite-state machine (FSM) decomposition. The approach is based on the computation of two sub-FSMs that together have the same functionality as the original FSM. For all the transitions within one sub-FSM, the clock for ...
متن کاملPower Optimization using Dynamic Power Management
Power dissipation has recently emerged as one the most critical design constraints. A wide range of techniques has already been proposed for the optimization of logic circuits for low power. Power management methods are among the most effective techniques for power reduction. These methods detect periods of time during which parts of the circuit are not doing useful work and shut them down by e...
متن کاملDesign and Control of a Novel hybrid Active Power Filter based on Load Harmonic Currents Separation with the aim of DC-link voltage minimization in voltage source converter
This paper proposes a new hybrid active power filter, including voltage source converter (VSC) based active power filter and Thyristor Controllable LC Passive Filter (TCLC-HAPF) for eliminating harmonic load current components and compensating reactive power. This new structure which is based on the separation of high and low-frequency components of load current idea can reduce the drawbacks of...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2000